This paper presents the implementation of an interval type-2 fuzzy logic processor onto a Digital Signal Controller. The implementation is carried out using the improved iterative algorithm (IASCO) for type reduction. Results show the demand of hardware resources and the computational complexity of the proposed algorithm. Besides, it is presented the influence of parameters such as speed, memory use, accuracy, and resolution in the processor performance.
