In this work the hardware design of the constituent elements of a RSA system is presented. This document shows the design and simulation results of the four blocks in which the RSA system can be split. Individual performances of such blocks are presented, and the future work on this subject is presented too
